

Proving LTL Properties of Bitvector Programs



Problems

- Bit-blasting in SMT practical applications, leads to exponential growth ($\mathcal{O}(2^n)$).
- Verification tools (e.g. CPAchecker, Ultimate) have limited support for liveness verification over the bitvector domain.
- LTL verification tasks are absent from SV-COMP.
- Very limited bitvector benchmarks in SV-COMP.

Abstract—There is increasing interest in applying verification tools to programs that have bitvector operations. SMT solvers, which serve as a foundation for these tools, have thus increased support for bitvector reasoning through bit-blasting and linear arithmetic approximations. Still, verification tools are limited on termination and LTL verification of bitvector programs.

In this work, we show that similar linear arithmetic approximation of bitvector operations can be done at the source level through transformations. Specifically, we introduce new paths that over-approximate bitvector operations with linear conditions/constraints, increasing branching but allowing us to better exploit the well-developed integer reasoning and interpolation of verification tools. We present two sets of rules, namely rewriting rules and weakening rules, that can be implemented as bitwise branching of program transformation, the branching path can facilitate verification tools widen verification tasks over bitvector programs. Our experiment shows this exploitation of integer reasoning and interpolation enables competitive termination verification of bitvector programs and leads to the first effective technique for LTL verification of bitvector programs.

Finally, for the cases that are not covered by our bitwise branching rules, we explore a dynamic approach combined with static analysis to tackle more complicated bitvector programs. We execute the program and collect concrete traces in the locations of interest, inferring program invariants from concrete traces, these linear invariants can be used to approximate the bitwise expressions, therefore the static analysis tools can reason about the approximate programs and return the verification results.

Yuandong Cyrus Liu Advisor, Eric Koskinen Stevens Institute of Technology

Theory of Bitwise Branching

- Rewriting Rules:** $\mathcal{C} \vdash_E e_{bv} \rightsquigarrow e_{int}$ means under condition \mathcal{C} bitvector expression e_{bv} can be approx. with linear expression e_{int} .
- Weakening Rules:** $\mathcal{C} \vdash_S s_{bv} \rightsquigarrow s_{int}$ means under condition \mathcal{C} bitvector statement s_{bv} can be approx. with linear statement s_{int} .

Linear Condition	BV Expr.	Linear Appx.	
$(e_1 = 0 \vee e_1 = 1) \wedge e_2 = 1$	$e_1 \& e_2$	$\rightarrow e_1$	[R-AND-0]
$(e_1 = 0 \vee e_1 = 1) \wedge e_2 = 0$	$e_1 \& \neg e_2$	$\rightarrow \neg e_1$	[R-AND-1]
$(e_1 = 0 \vee e_1 = 1) \wedge (e_2 = 0 \vee e_2 = 1)$	$e_1 \& e_2$	$\rightarrow e_1 \& e_2$	[R-AND-LOG]
$e_1 \geq 0 \wedge e_2 = 1$	$e_1 \& e_2$	$\rightarrow e_1 \& 2$	[R-AND-LSB]
$e_2 = 0$	$e_1 \& e_2$	$\rightarrow \neg e_1$	[R-OR-0]
$(e_1 = 0 \vee e_1 = 1) \wedge e_2 = 1$	$e_1 \& e_2$	$\rightarrow e_1$	[R-OR-1]
$(e_1 = 0 \vee e_1 = 1) \wedge e_2 = 0$	$e_1 \& \neg e_2$	$\rightarrow \neg e_1$	[R-OR-0]
$e_1 = e_2 = 0 \vee e_1 = e_2 = 1$	$e_1 \wedge e_2$	$\rightarrow 0$	[R-XOR-EQ]
$(e_1 = 1 \wedge e_2 = 0) \vee (e_1 = 0 \wedge e_2 = 1)$	$e_1 \wedge \neg e_2$	$\rightarrow 1$	[R-XOR-NEG]
$e_1 \geq 0 \wedge e_2 = \text{CHAR.BIT} * \text{sizeof}(e_1) - 1$	$e_1 \gg e_2$	$\rightarrow 0$	[R-RIGHT-SHIFT-POS]
$e_1 < 0 \wedge e_2 = \text{CHAR.BIT} * \text{sizeof}(e_1) - 1$	$e_1 \gg e_2$	$\rightarrow -1$	[R-RIGHT-SHIFT-NEG]

Linear Condition	BV STMT	Linear Appx.	
$e_1 \geq 0 \wedge e_2 \geq 0$	$r \text{ op}_{le} e_1 \& e_2$	$\rightarrow r \& e_1 \& e_2$	[W-AND-POS]
$e_1 < 0 \wedge e_2 < 0$	$r \text{ op}_{le} e_1 \& e_2$	$\rightarrow r \& \neg e_1 \& \neg e_2$	[W-AND-NEG]
$e_1 \geq 0 \wedge e_2 < 0$	$r \text{ op}_{le} e_1 \& e_2$	$\rightarrow 0 \& e_1 \& r \& \neg e_2$	[W-AND-MIX]
$(e_1 = 0 \vee e_1 = 1) \wedge (e_2 = 0 \vee e_2 = 1)$	$r \text{ op}_{le} e_1 \& e_2$	$\rightarrow e_1 \& e_2$	[R-OR-LOG]
$e_1 \geq 0 \wedge \text{is_const}(e_2)$	$r \text{ op}_{le} e_1 \& e_2$	$\rightarrow r \& e_2$	[W-OR-CONST]
$e_1 \geq 0 \wedge e_2 \geq 0$	$r \text{ op}_{ge} e_1 \& e_2$	$\rightarrow r \& e_1 \& r \& e_2$	[W-OR-POS]
$e_1 < 0 \wedge e_2 < 0$	$r \text{ op}_{ge} e_1 \& e_2$	$\rightarrow r \& \neg e_1 \& r \& \neg e_2$	[W-OR-NEG]
$e_1 \geq 0 \wedge e_2 < 0$	$r \text{ op}_{ge} e_1 \& e_2$	$\rightarrow e_2 \& r \& \neg e_1$	[W-OR-MIX]
$e_1 \geq 0 \wedge e_2 \geq 0$	$r \text{ op}_{ge} e_1 \wedge e_2$	$\rightarrow r \& e_1$	[W-XOR-POS]
$e_1 < 0 \wedge e_2 < 0$	$r \text{ op}_{ge} e_1 \wedge e_2$	$\rightarrow r \& \neg e_1$	[W-XOR-NEG]
$e_1 \geq 0 \wedge e_2 < 0$	$r \text{ op}_{ge} e_1 \wedge e_2$	$\rightarrow r \& 0$	[W-XOR-MIX]
$e_1 \geq 0$	$r \text{ op}_{le} \sim e_1$	$\rightarrow r \& 0$	[W-CPL-POS]
$e_1 < 0$	$r \text{ op}_{le} \sim e_1$	$\rightarrow r \& 0$	[W-CPL-NEG]

Termination and LTL Experiments

Termination Benchmarks

- No SV-COMP benchmarks for term. of bitvector programs.
- AProVE Benchmarks, although only 18/118 are bitvector programs.
- 31 new benchmarks, adapted from "Bit Hacks".

State-of-the-art Tools

Tool	BitVec	Term.	LTL
ULTIMATE	Limited	Yes	Yes
AProVE	Yes	Yes	No
KITTEL	Yes	Yes	No
CPACHECKER	Limited	Yes	No
2LS	Yes	Yes	No
ULTIMATEBWB	Yes	Yes	Yes

	(ii) TermBitBench					(i) AproveBench						
	AProVE	CPA	KITTEL	2LS	Ult	UltBWB	AProVE	CPA	KITTEL	2LS	Ult	UltBWB
✓ (Terminating)	5	1	7	8	2	18	1	3	3	14	2	2
✗ (FN)	-	-	-	-	-	-	-	-	-	-	-	-
✗ (Nonterminating)	6	10	-	8	-	13	-	-	-	-	-	-
? (FP)	2	7	-	3	-	-	-	10	-	-	-	6
? (Unknown)	14	13	-	-	29	-	10	3	-	1	14	8
T (Time Out)	3	-	19	12	-	-	7	-	10	2	-	1
M (Out of Memory)	-	-	-	-	-	-	-	-	-	1	-	-
✖ (Crash)	-	-	5	-	-	-	2	5	-	-	-	-

Take Away: First effective strategy for termination of bitvector programs.

Dynamic LTL Verification

LTL Property: $G((x > 0) \implies F(y == 0))$

```

1 while(c<50){
2   c++;
3   d = nondet();
4   if(d<0) d = d*(-1);
5   x = nondet();
6   y = 1;
7   while(x>0){
8     d = -1;
9     x = (x&d) - 1;
10    if (x<-1){
11      y=0;
12    }
13  }

```

Concrete Traces

```

Vtrace25: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace26: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace28: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace30: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace32: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace34: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace36: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace38: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace40: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace42: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace44: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace46: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace48: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace50: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace52: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace54: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace56: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace58: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace60: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace62: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace64: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace66: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace68: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace70: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace72: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace74: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace76: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace78: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace80: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace82: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace84: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace86: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace88: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace90: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace92: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace94: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace96: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace98: 1 x: 1 y: 1 c: 1 d: 1 pre_x
Vtrace100: 1 x: 1 y: 1 c: 1 d: 1 pre_x

```

Invariants

```

1 -x + y == 1
2 -x + y == 1
3 -x + y == 1
4 -x + y == 1
5 -x + y == 1
6 -x + y == 1
7 -x + y == 1
8 -x + y == 1
9 -x + y == 1
10 -x + y == 1
11 -x + y == 1
12 -x + y == 1
13 -x + y == 1
14 -x + y == 1
15 -x + y == 1
16 -x + y == 1
17 -x + y == 1
18 -x + y == 1
19 -x + y == 1
20 -x + y == 1
21 -x + y == 1
22 -x + y == 1
23 -x + y == 1
24 -x + y == 1
25 -x + y == 1
26 -x + y == 1
27 -x + y == 1
28 -x + y == 1
29 -x + y == 1
30 -x + y == 1
31 -x + y == 1
32 -x + y == 1
33 -x + y == 1
34 -x + y == 1
35 -x + y == 1
36 -x + y == 1
37 -x + y == 1
38 -x + y == 1
39 -x + y == 1
40 -x + y == 1
41 -x + y == 1
42 -x + y == 1
43 -x + y == 1
44 -x + y == 1
45 -x + y == 1
46 -x + y == 1
47 -x + y == 1
48 -x + y == 1
49 -x + y == 1
50 -x + y == 1
51 -x + y == 1
52 -x + y == 1
53 -x + y == 1
54 -x + y == 1
55 -x + y == 1
56 -x + y == 1
57 -x + y == 1
58 -x + y == 1
59 -x + y == 1
60 -x + y == 1
61 -x + y == 1
62 -x + y == 1
63 -x + y == 1
64 -x + y == 1
65 -x + y == 1
66 -x + y == 1
67 -x + y == 1
68 -x + y == 1
69 -x + y == 1
70 -x + y == 1
71 -x + y == 1
72 -x + y == 1
73 -x + y == 1
74 -x + y == 1
75 -x + y == 1
76 -x + y == 1
77 -x + y == 1
78 -x + y == 1
79 -x + y == 1
80 -x + y == 1
81 -x + y == 1
82 -x + y == 1
83 -x + y == 1
84 -x + y == 1
85 -x + y == 1
86 -x + y == 1
87 -x + y == 1
88 -x + y == 1
89 -x + y == 1
90 -x + y == 1
91 -x + y == 1
92 -x + y == 1
93 -x + y == 1
94 -x + y == 1
95 -x + y == 1
96 -x + y == 1
97 -x + y == 1
98 -x + y == 1
99 -x + y == 1
100 -x + y == 1

```

Invariant $-pre.x + x \leq -1$ shows x is decreasing at bitwise location 9.

- Locate bitvector expression, instrument source code with traces.
- Compile source code, random sampling concrete traces.
- Infer invariants at trace locations.
- Replace bitwise expression with effective invariant, run with LTL verifier.

Rules Application

$$e_1 \geq 0 \wedge e_2 \geq 0 \vdash_S r \text{ op}_{le} e_1 \& e_2 \rightsquigarrow r \< e_1 \& e_2 \quad [W-AND-POS]$$

```

1 a = *;
2 assume(a>0);
3 while(x>0){
4   a--;
5   x = x & a;
6 }

```

```

1 a = *; assume(a > 0);
2 while (x > 0) {
3   { x > 0 & a > 0 }
4   a--;
5   if (x >= 0 && a > 0)
6   then { x = *; assume(x <= a); }
7   else { x = x & a; }
8 }

```

- Tools struggle.
- ULTIMATE, e.g., reports Unknown.
- $\mathcal{I}: x > 0 \wedge a > 0$
- $\mathcal{T}: x > 0 \wedge a' = a - 1 \wedge x' = x \& a'$
- Tools fail to show: $\mathcal{I} \wedge \mathcal{T} \wedge a' > 0 \implies \mathcal{I}'$
- $\mathcal{T}': x > 0 \wedge a' = a - 1 \wedge ((x \geq 0 \wedge a' \geq 0 \wedge x' \leq a') \vee \neg(x \geq 0 \wedge a' \geq 0) \wedge x' = x \& a')$
- Tools can prove that $\mathcal{I} \wedge \mathcal{T}' \wedge a' > 0 \implies \mathcal{I}'$, ranking function $\mathcal{R}(x, a) = a$

Example: $(\varphi = \square(\diamond(n < 0)))$

```

1 while(1) {
2   n = *; x = *; y = x - 1;
3   while(x>0 && n>0) {
4     n++;
5     y = x & n;
6     x = x - y;
7   }
8   n = -1;
9 }

```

Tools and Benchmarks

- No techniques can prove LTL of bitvector programs. The closest possible verifier is ULTIMATE.
- No LTL verification tasks in SV-COMP.
- Contribute BitHacks (26) and LTLBitBench (42).

	(iv) BitHacks		(iii) LTLBitBench	
	ULTIMATE	w. BwB	ULTIMATE	w. BwB
✓ (Satisfied)	3	10	-	21
✗ (Unsatisfied)	-	7	-	20
? (Unknown)	21	5	42	-
T (Time Out)	1	1	-	1
M (Out of Memory)	1	3	-	-

Take Away: First technique for verifying LTL of bitvector programs.